

A High-Speed Variation-Tolerant Sub-Threshold Interconnect Technique Using Capacitive Boosting

Jonggab Kil*, Jie Gu, and Chris H. Kim

****Intel Corporation***


***University of Minnesota
Department of Electrical and Computer Engineering***

***jonggab.kil@intel.com, chriskim@umn.edu
www.umn.edu/~chriskim/***

Presentation Agenda

- **Global Interconnect in Sub-threshold**
- **Proposed Sub-threshold Interconnect Technique**
- **Application on Sub-threshold Clocking**
- **Performance and Power Results**
- **Test Chip Measurements**
- **Conclusions**

Subthreshold Operation



- **Main Benefit**

- Super-linear power savings



$$P_{total} = \alpha \cdot f \cdot C \cdot V_{dd}^2 + I_{leak} \cdot V_{dd}$$

- Minimum energy solution for low-performance designs

- **Limitations**



- PVT variation
- Interconnect delay
- Lack of a systematic design methodology

Interconnect Scaling Problem




- Global interconnect delay dictates system performance
- Multiple clock cycles required for global signals to propagate across die

Interconnect Delay in Sub-threshold



- **Global interconnect problem worsens in sub-threshold**
 - Device resistance dominates over wire resistance
 - Wire capacitance is constant while MOS capacitance reduces at lower voltages

Proposed Sub-threshold Interconnect Technique




Operating region
is shifted
from sub-threshold
to super-threshold


Charge pump
circuitry to boost
the gate voltage of
drivers

100X+ increase in
drive current at the
expense of leakage
current


Circuit Operation: Active Mode



Circuit Operation: Active Mode





Circuit Operation: Standby Mode




- Half cycle start-up time
- No start-up required for inactive periods up to 200 cycles (@ 0.4V, 4MHz, 20°C)
- Level holders can be used for restoring output level

Boosting Capacitance in Sub-threshold



Boosting Efficiency



Pull-up :

Boosting cap : C2


Node cap: P5, N4, N3 and P1

$$\Delta V_B = \underbrace{\frac{C_{\text{boost}}}{C_{\text{boost}} + C_{\text{node}}}}_{\text{Boosting efficiency}} * \Delta V_A$$

Pull-down :

Boosting cap: C1

Node cap: N5, P4, P3 and N2



Boosting efficiency
 $= (\Delta V_B / \Delta V_A) * 100$

$V_{\text{cap}} = 0.2\text{V}$ 65%

$V_{\text{cap}} = 0.3\text{V}$ 59%


$V_{\text{cap}} = 0.4\text{V}$ 70%

$V_{\text{cap}} = 0.5\text{V}$ 89%

$V_{\text{cap}} = 0.6\text{V}$ 90%

V_{cap} : voltage across MOS cap.



Operating Waveforms



- 2.6X delay improvement for 1pF load


Delay and Power Consumption

0.18 μ m, 0.4V, 20°C




- 2X+ delay improvement for different interconnect loads
- Comparable power consumption once the frequencies are high enough that active and short circuit power dominate over leakage current

Sensitivity to Variation



- Delay variation reduced by 2X under supply ($0.4V \pm 5\%$) and temperature ($20 \sim 80^{\circ}\text{C}$) variations
- The driver transistors are no longer in the sub-threshold region

Sub-threshold Clocking




D. Harris, TVLSI 2001

Four clock buffer stages with each buffer driving four clock buffers and the long interconnects

Clock signal paths are symmetrically routed across the chip for minimum skew

Clock Skew Comparison




Proposed driver
Average delay: 52ns
Standard deviation: 5.2ns

Conventional driver
Average delay: 251ns
Standard deviation: 30.7ns


- **8.3X reduction in 3σ clock skew and 22% reduction in σ/μ using the proposed driver**

Test Chip Photograph




- The number of transistors per driver increased from 4 to 18 leading to 30% area overhead
- 40% of the driver area is occupied by boosting capacitors

Test Chip Schematic





Performance Measurements



Supply voltage :
core(0.4V), level
converter (1.0V), IO
buffer (1.8V)



Rise (fall) delay
improved by 2.6X
(2.9X)

Performance Measurements



Proposed boosting technique is efficient in reducing the PVT impact at lower supply voltages

Variability and Power Measurements



- Temperature sensitivity reduced from 1.6X to 0.7X
- Proposed driver operated with 41% less power dissipation at 4MHz or 49% higher performance at 5.1μW

Conclusions

- **Global interconnects in sub-threshold region suffer from increased delay and large sensitivity to PVT variations**
- **Proposed capacitive boosting technique**
 - Effective for high activity long line drivers
 - 70% boosting efficiency at 0.4V
- **Measurements from a 0.18 μ m test chip show**
 - 1.7-2.9X delay improvement
 - 2.3X reduced delay variability at 0.4V
 - 41% power saving at 4MHz
 - 49% performance improvement at 5.1 μ W