

Fall 2006, Problem 11 Computer Architecture

Consider the three architectures below:

- 1- A single-core processor running at a 1GHz clock frequency. If this processor had an ideal cache (i.e., assuming no misses at all), then it would have a core CPI (Clocks Per Instruction) of 1.0. However, the cache of this processor yields 0.01 misses per instruction.
 - 2- A pipelined version of the above processor that runs at 1.2GHz. If this processor had an ideal cache, then it would have a core CPI of 1.2. However, the cache system of this processor yields 0.015 misses per instruction on average (smaller cache used compared to the above architecture).
 - 3- A multi-core processor with speculative execution running at 800MHz. If this processor had an ideal cache, its core CPI would have been 0.22. However, the cache in this system is small and results in 0.02 misses per instruction. The designers of this processor have used dynamic scheduling to successfully hide 10% of the miss penalty on every miss on average. (Note: the miss rate of 0.02 does not model the 10% improvement. Instead, the 10% improvement can be modeled by assuming every miss incurs only 0.9 of the penalty compared to a processor which does not have dynamic scheduling).
- a) Assuming the miss penalty is 100ns, determine the MIPS (Million Instructions Per Second) execution rate of these three processors.
 - b) For what miss penalty values is architecture 3 faster than architecture 1 in terms of MIPS?
 - c) Assuming the miss penalty is 100ns, which system benefits the most (in terms of percentage MIPS improvement, i.e., $(\text{newMIPS} - \text{oldMIPS})/\text{oldMIPS}$) if its cache CPI is improved by 10%?
 - d) Assuming the miss penalty is 100ns, which system benefits the most MIPS percentage improvement if its core CPI gets improved by 10%?

Fall 2006, Problem 11 Computer Architecture – Solutions**PART (a)**

$$\text{CPI} = \text{coreCPI} + \text{cacheCPI}$$

Clock cycle times are:

$$\text{cycle1} = 1/1\text{GHz} = 1\text{ns}$$

$$\text{cycle2} = 1/1.2\text{GHz} = 0.83\text{ns}$$

$$\text{cycle3} = 1/0.8\text{GHz} = 1.25\text{ns}$$

$$\text{missPenalty1} = 100\text{ns}/1\text{ns} = 100 \text{ cycles}$$

$$\text{missPenalty2} = 100\text{ns}/0.83\text{ns} = 120 \text{ cycles}$$

$$\text{missPenalty3} = 0.9 * 100\text{ns} / 1.25\text{ns} = 72 \text{ cycles}$$

// 0.9 multiplied because dynamic
// scheduling hides 10% of the
// miss penalty

$$\text{cacheCPI} = \text{missRate} * \text{missPenalty}$$

$$\text{cacheCPI1} = 0.01 * 100 = 1$$

$$\text{cacheCPI2} = 0.015 * 120 = 1.8$$

$$\text{cacheCPI3} = 0.02 * 72 = 1.44$$

$$\text{effectiveCPI} = \text{cacheCPI} + \text{coreCPI}$$

$$\text{CPI1} = 1 + 1 = 2$$

$$\text{CPI2} = 1.2 + 1.8 = 3$$

$$\text{CPI3} = 0.22 + 1.44 = 1.66$$

$$\text{execrate} = \text{clock} / \text{CPI}$$

$$\text{execRate1} = 1000\text{MHz} / 2 = 500 \text{ MIPS}$$

$$\text{execRate2} = 1200\text{MHz} / 3 = 400 \text{ MIPS}$$

$$\text{execRate3} = 800\text{MHz} / 1.66 = 482 \text{ MIPS}$$

Part (b)

Same as above, but instead of a 100ns miss penalty, we use variable x and solve for $\text{execRate3} > \text{execRate1}$.

$$\text{missPenalty1} = x / 1\text{ns} = x \text{ cycles}$$

$$\text{missPenalty3} = 0.9 * x / 1.25\text{ns} = 0.72 x \text{ cycles}$$

$$\text{cacheCPI} = \text{missRate} * \text{missPenalty}$$

$$\text{cacheCPI1} = 0.01 x$$

$$\text{cacheCPI3} = 0.02 * 0.72 * x = 0.0144 x$$

$$\text{effectiveCPI} = \text{cacheCPI} + \text{coreCPI}$$

Fall 2006

SOLUTIONS- Computer Architecture

Pg. 2 of 2

$$\begin{aligned} \text{CPI1} &= 1 + 0.01x \\ \text{CPI3} &= 0.22 + 0.0144x \end{aligned}$$

$$\begin{aligned} \text{execRate} &= \text{clock} / \text{CPI} \\ \text{execRate1} &= 1000\text{MHz} / (1 + 0.01x) \\ \text{execRate3} &= 800\text{MHz} / (0.22 + 0.0144x) \end{aligned}$$

$$\begin{aligned} \text{execRate3} &> \text{execRate1} \\ 800 / (0.22 + 0.0144x) &> 1000 / (1 + 0.01x) \rightarrow x < 90.625\text{ns} \end{aligned}$$

Part (c)

$$\begin{aligned} \text{newCPI1} &= 1 + 1*0.9 = 1.9 \\ \text{newCPI2} &= 1.2 + 1.8*0.9 = 2.82 \\ \text{newCPI3} &= 0.22 + 1.44*0.9 = 1.516 \end{aligned}$$

$$\begin{aligned} \text{newExecRate1} &= 1000\text{MHz} / 1.9 = 526 \rightarrow \text{improvement1} = (526-500)/500 = 5.2\% \\ \text{newExecRate2} &= 1200\text{MHz} / 2.82 = 426 \rightarrow \text{improvement2} = (426-400)/400 = 6.5\% \\ \text{newExecRate3} &= 800\text{MHz} / 1.516 = 528 \rightarrow \text{improvement3} = (528-482)/482 = 9.5\% \end{aligned}$$

Architecture 3 benefits the most in terms of percentage improvement, and it will beat the other architectures in terms of overall execution rate.

Part (d)

$$\begin{aligned} \text{newCPI1} &= 1*0.9 + 1 = 1.9 \\ \text{newCPI2} &= 1.2*0.9 + 1.8 = 2.88 \\ \text{newCPI3} &= 0.22*0.9 + 1.44 = 1.638 \end{aligned}$$

$$\begin{aligned} \text{newExecRate1} &= 1000\text{MHz} / 1.9 = 526 \rightarrow \text{improvement} = (526-500)/500 = 5.2\% \\ \text{newExecRate2} &= 1200\text{MHz} / 2.88 = 417 \rightarrow \text{improvement2} = (417-400)/400 = 6.1\% \\ \text{newExecRate3} &= 800\text{MHz} / 1.638 = 488 \rightarrow \text{improvement3} = (488-482)/482 = 1.2\% \end{aligned}$$

Architecture 2 benefits the most in terms of percentage improvement, but architecture 1 is the best in terms of execution rate.