


Static Timing Analysis (STA) refers to analyzing a circuit graph to find properties such as arrival time, required time and the slack for every gate in the circuit. Use the following notations when writing your answer:

- $G(V, F, E)$ is the directed acyclic graph (DAG) representing the circuit, V is the set of gates, F is the set of flip-flops and E is the set of edges (x, y) , where $x, y \in V \cup F$. Assume wires (edges) have zero delay.
- $GateType(v_i)$ is in the set {gate, flip-flop, input pad, output pad}.
- $Fanin(v_i)$ is the set of gates whose outputs are connected to the inputs of v_i .
- $Fanout(v_i)$ is the set of gates whose inputs are driven by the output of gate v_i .
- Each gate has an intrinsic delay of 1 from any input to the output of the gate (both rise time and fall time).
- Setup and hold times for flip flops are zero.

(a) (0.5 points) Assuming that the clock starts at time 0, and given a fixed clock period T , provide the equations for calculating the following attributes for a gate “ v_i ”. Your definition should handle all gate types. Explain how you handle flip-flops.

- $ArrivalTime(v_i)$
- $RequiredTime(v_i)$
- $Slack(v_i)$

(b) (0.7 points) Show the numeric values for the arrival time, required time and slack for the gates in the circuit below. Clock period $T=4$. Explain how you handle flip-flops when performing timing analysis.



(c) (0.3 points) To meet timing constraints in the circuit in part (b), which gates should be sized to make them faster? Explain.

(d) (1.5 points) When multiple gates are candidates for sizing, a tie-breaker can be the number of paths on which a gate is. However, listing all paths explicitly could take exponential runtime.

There is a method for counting the *number of paths* a gate is on, without explicitly listing all such paths. All we need to do is to count the number of incoming paths (i.e., from an input pad or flip-flop output to the gate), and the number of outgoing paths (i.e., paths starting from the output of the gate, leading to an output pad or flip-flop input). Multiplying these two numbers will get us the total number of paths the gate is on. For example, in the circuit of path (b), there are two incoming paths to gate 10 ($f \rightarrow 10$, $g \rightarrow 11 \rightarrow 10$), and two outgoing paths ($10 \rightarrow 12 \rightarrow 13 \rightarrow h$, $10 \rightarrow i$). Multiplying these two numbers gets us 4, which is the number of paths that are affected by the delay of gate 10.

Write the pseudo-code for calculating the number of incoming paths and the number of outgoing paths for every gate in the circuit.

(e) (1 point) This part is unrelated to part (d). In today's VLSI designs it is common to have multiple clock domains. For example, in the circuit of part (b), flip-flops "f" and "h" could run on a clock that is different from the clocks of the rest of the flip-flops in the figure (the circuit would become a 2-clock domain circuit). Assuming there are k clock domains, describe how to find the slack of all gates with respect to all clock domains.