

## Problem #10 Computer Architecture – Solutions

$$(a) X = C01480 \dots 0 \text{ (hex)}$$

$$= \underbrace{1100 \ 0000 \ 0001}_{E} \underbrace{0100 \ 1000 \ 0 \dots 0}_{F}$$

$$\Rightarrow E = 2^{10} + 1 = 1025$$

$$\Rightarrow X = (-1)^1 (1.01001) \cdot 2^{1025-1023}$$

↑ implied 1

$$= -1.01001 \cdot 2^2 = -101.001$$

$$\Rightarrow 2X = -1010.01$$

$$Y = C02410 \dots 0 \text{ (hex)}$$

$$= \underbrace{1100 \ 0000 \ 0010}_{E} \underbrace{0100 \ 0001 \ 0 \dots 0}_{F}$$

$$\Rightarrow E = 2^{10} + 2 = 1026$$

$$\Rightarrow Y = (-1)^1 (1.010000001) \cdot 2^{1026-1023}$$

$$= -1.010000001 \cdot 2^3 = -1010.00001$$

$$\Rightarrow -4Y = 101000.0001$$

calculation of  $2x - 4y$ :

$$\begin{array}{r} 101000.001 \\ -001010.010 \\ \hline 011101.111 \end{array}$$

$= 1.110111 \cdot 2^{\textcircled{4}} \rightarrow 1027-1023$

$\Rightarrow E = 1027 = 1024 + 2 + 1$   
 $= 1000000000011$

$S = 0$

$F = 1101111$


$\Rightarrow$  IEEE format is:

0	1000000000011	1101111	00...0
4	03	DE	0...0

$\Rightarrow$  403DE0000000000000

(b) RNE rounds the result conventionally in those cases in which the contribution from the additional bit positions is either greater than or less than half of an LSB (i.e., rounds up if the contribution from the additional bit positions is more than half of an LSB, and rounds down if the contribution from the additional bit positions is less than half of an LSB).

In the special case where the contribution from the additional bit positions is exactly half of an LSB, RNE rounds in such a way as to make the LSB = 0. Two examples are as follows:



Therefore, on average, in those cases where the contribution from the additional bits is exactly half of an LSB, the result will be rounded up or rounded down approximately the same number of times. This means that the rounding procedure will be essentially free of any inherent bias.

(c) This cache has 8 sets (numbered 0 through 7), and each set contains 8 slots.

Note the following about the specific addresses listed:

- (i) All of the even-numbered addresses are mapped into set 6, since they each have a remainder of 6 when divided by 8.
- (ii) All of the odd-numbered addresses (except for 33) are mapped into set 5, since they each have a remainder of 5 when divided by 8.
- (iii) Address 33 is mapped into set 1, since it has a remainder of 1 when divided by 8.

The hits and misses, as well as the final cache contents, are shown on the following page.

30 - miss  
 86 - miss  
 53 - miss  
 61 - miss  
 29 - miss  
 37 - miss  
 30 - hit  
 45 - miss  
 6 - miss  
 22 - miss  
 14 - miss  
 6 - hit  
 53 - hit  
 29 - hit  
 78 - miss  
 22 - hit  
 70 - miss  
 61 - hit  
 54 - miss  
 62 - miss  
 (replaces 86)  
 45 - hit  
 30 - hit  
 21 - miss  
 77 - miss  
 85 - miss  
 46 - miss  
 (replaces 14)  
 33 - miss

set	address
0	(not used)
1	33
	...
2	(not used)
3	(not used)
4	(not used)
5	53
	61
	29
	37
	45
	21
	77
	85
6	30
	<del>86</del> 62
	6
	22
	<del>14</del> 46
	78
	70
54	
7	(not used)

5B 00 00 37

0101 1011 0000 ... 0011 0111  
LDI r12, #55

13 59 00 3F

0001 0011 0101 1001 0 ... 0011 1111  
SUB r13, r12, #63

13 DA 60 00

0001 0011 1101 1010 0110 0 ... 0  
SUB r15, r13, r12

F8 00 00 00

1111 1000 0 ... 0  
HLT

Instruction #1: LDI r12, #55  
Condition codes: C=x V=x Z=x N=x  
R[12 - 15]: 00000037 xxxxxxxx xxxxxxxx xxxxxxxx

Instruction #2: SUB r13, r12, #63  
Condition codes: C=1 V=0 Z=0 N=1  
R[12 - 15]: 00000037 ffffffff8 xxxxxxxx xxxxxxxx

Instruction #3: SUB r15, r13, r12  
Condition codes: C=0 V=0 Z=0 N=1  
R[12 - 15]: 00000037 ffffffff8 xxxxxxxx ffffffffcl

Instruction #4: HLT  
Condition codes: C=0 V=0 Z=0 N=1  
R[12 - 15]: 00000037 ffffffff8 xxxxxxxx ffffffffcl