

VPR: Power Model User's Manual (Version 1.0)

Prepared by Kara Poon

August 18, 2002

Note: This manual is for users who have read the VPR user's manual and are familiar with VPR. The VPR user's manual and VPR software can be downloaded from the following site:

<http://www.eecg.toronto.edu/~vaughn/vpr/vpr.html>

The power model is for non-commercial use only. For commercial use, please contact the authors for their consent.

The power model is built on top of the original VPR CAD tool. Section 1 of this manual describes the differences between the original and modified VPR and explains the power estimation flow. Section 2 gives the instructions on downloading and compiling the modified VPR CAD tool. Sections 3, 4, and 5 describe the commands and parameters for the power model. The manual focuses on how to use the power model. For the algorithms and theories applied in the power model, please refer to Kara Poon's Master's Thesis [6].

In the following sections, the *italicized* words in angled brackets <> should be replaced by appropriate file names, values, or options, while the **bolded** words are keywords.

1 Overview

The Versatile Place and Route (VPR) CAD tool is a widely used placement and routing tool available for FPGA architectural studies. It is used in combination with VPACK or TVACK, a logic block packing tool which packs each logic block to capacity and minimizes the number of inter-cluster connections on the critical path [1].

1.1 Original Framework

VPR has two components: a place and route tool, and a detailed area and delay model (See Figure 1.1). The place and route tool maps a circuit to an FPGA. The area and delay models estimate the area and critical path delay based on results from the place and route tool. The two components interact with each other to determine the best placement and routing for a user circuit. A description of the underlying FPGA architecture is provided to the tool in the form of an *architecture file*, which contains information such as segment length, connection topologies, logic block size and composition, and process parameters.




Figure 1.1 VPR framework

1.2 Modified Framework

Figure 1.2 shows the VPR framework with the new power model. In this framework, the power model is part of the area and delay model. An activity estimator has been developed to estimate the switching frequencies of all nodes in the circuit. In the current implementation, the activity estimator and the power model are not used to guide the placement and routing. It estimates the power consumption only after placement and routing has occurred. In future implementations, however, it is possible to use the power estimates to guide the placement and routing process in order to optimize for power.




Figure 1.2 Framework with power model

1.3 Power Estimation Flow

Figure 1.3 shows the power estimation flow employed for this project. First, benchmark circuits were optimized and mapped using *SIS* [4] and *FlowMap* [2] respectively. An activity estimator is then used to generate activities for all nodes in the mapped circuits by applying the *Transition Density Model* [3]. All the primary inputs are assumed to have the same transition density. *TVPack* is applied to group the LUTs and registers into logic blocks based on the user-specified cluster size. Then, *VPR* is used to perform *placement* and *routing* for the circuits. Each circuit is mapped to the smallest square logic block array with sufficient logic blocks and pads. The *VPR router* then determines the minimum number of tracks per

channel required to route the circuit. The power estimation step has been incorporated in VPR to calculate power dissipation based on the specified architecture [1].




Figure 1.3 Power estimation flow

2 Setup

This section describes the installation of VPR and the power model. The current version of the power model works on *Solaris-based* Unix machines, and it can be compiled using *g++* and *gcc* compilers. You may have to make modifications if you use other operation systems or compilers. Follow the instructions below to download the software:

1. Make a new directory called “powermodel”
2. Go to the following site and download the version 4.30 of VPR to the “powermodel” directory. The uncompressed version is recommended. The site is:

<http://www.eecg.toronto.edu/~vaughn/vpr/vpr.html>

3. Go to the following site and download the latest version of the power model to the “powermodel” directory.

<http://www.ece.ubc.ca/~stevev/powermodel.html>

4. Your “powermodel” directory should now contain two *.tar* files (**vpr_430.tar** and **powermodel.tar**).
5. Decompress the **vpr_430.tar** file first, and then decompress the **powermodel.tar** file. You could use the following command to extract the files.

tar -xvf <tar_file name>

6. Run the **setup_powermodel** Perl script. This script completes the compilation of the *activity estimator*, *T-Vpack* and *VPR* automatically for you. The script assumes that you are running a *Solaris-based* machine, and *g++* and *gcc* compilers are available. If your compilers are different, you may have to make some modifications to the *makefile* situated in each of the following sub-directories.

Directory Name	Description
ace	contains the activity estimator source code (written in C++)
t-vpack	contains the T-Vpack source code (written in C)
vpr	contains the VPR source code (written in C)

3 Activity Estimator

3.1 Commands

The activity estimator takes a technology-mapped netlist of look-up-tables (LUTs) and flip-flops in *.blif* format, and determines the switching activity of each node in the circuit by applying the transition density model.

To run the activity estimator, use the following command:

```
ace -f <input.blif> -o <text output file> -n <activity output file> [other options]
```

Option	Description
-f <input.blif>	The input <i>.blif</i> file contains the netlist for a specific circuit. These files can be obtained from Microelectronics Center of North Carolina (MCNC).
-o <text output file>	The text output file (<i>.txt</i>) contains activity information (in a readable format) for user's reference only
-n <activity output file>	The activity output file (<i>.act</i>) contains activity information which will be used by T-Vpack later
-e <float>	error tolerance for the static probability calculation The value has to be between 0 and 1. (default: 0.05)
-i <int>	max number of iterations (default: 10)
-p	output static probability only
-d	output transition density only (default: -d -p) Note: Both static probability and transition density are available in the output files by default. You need both for T-Vpack.
-l <K>	look-up-table (LUT) size (default: 4)
-s <float>	static probability for the primary inputs The value is between 0 and 1. (default: 0.5)

Option	Description
-t <i><float></i>	transition density of the primary inputs (default: 0.5)
-r <i><float></i>	rise and fall time expressed as a value relative to the clock period This value is used for the <i>low-pass filter</i> mechanism of the Transition Density Model [4][6]. (default: 0.1 which means the rise and fall time is 10% of the clock frequency)

3.2 Text Output File Format (.txt)

File format:

```

Number of Luts: 10

Lut 0
Input: a
    Static Probability:    0.500000
    Transition Probability: 0.500000
    Transition Density:    0.500000
Input: b
    Static Probability:    0.500000
    Transition Probability: 0.500000
    Transition Density:    0.500000
Input: c
    Static Probability:    0.937500
    Transition Probability: 0.117188
    Transition Density:    0.250000

Output: d
    Static Probability:    0.984375
    Transition Probability: 0.030762
    Transition Density:    0.093750

Output is high for values: 1 2 3 4 5 6 7
    .
    .
    .
Order of luts to be done 0 is lut 8
    .
    .
    .

Now printing out the latch names and probability values.
latchNameIn: e latchNameOut: f inProb: 0.455149 outProb 0.455149

```

Description

The *.txt* file is for user's reference only. It will not be used by T-Vpack or VPR. The first line indicates the total number of look-up-tables (LUT) in the circuit. Then, the activity information of each LUT is shown. In this example, a LUT with three inputs (a, b, and c) and the output, d, is illustrated. The corresponding static probability, transition probability, and transition density are also provided in this text file. The line with "Output is high for values:" shows the numerical values of the logic functions when the output of the LUT is high. After that, the order of the LUTs is listed in the file. Finally, the static probability information of each latch in the circuit is printed at the end of the file.

3.3 Activity Output File Format (.act)

File format:

```
a 0.500000 0.500000
b 0.500000 0.500000
c 0.937500 0.250000
d 0.984375 0.093750
```

Description:

The *.act* file will be used by T-VPack later on. It contains the static probability and transition density information of each node in the circuit. The first column is the name of the node; the second and third columns list the corresponding static probability and transition density of each node respectively.

4 Modified T-VPack

4.1 Commands

T-VPack takes the same technology-mapped netlist (in *.blif* format) as the one used for the activity estimator as its input and packs the look-up-table into clusters (logic blocks). For the power model, T-VPack is employed to match the input switching activity information (*.act* file) produced by the activity estimator in section 3 with the inputs and outputs of the logic blocks.

To run T-VPack, use the following command:

```
t-vpack <input.blif> <output.net> -activity_in <input activity file>
-activity_out <output activity file>
-function_out <function output> [other options]
```

Please refer to the VPR user's manual for the descriptions of the other options for this command. To execute the power model, three additional options are required. These options are listed below.

Option	Description
-activity_in < <i>input activity file</i> >	The input activity file (<i>.act</i>) which was generated by the activity estimator
-activity_out < <i>output activity file</i> >	The output activity file (<i>.ac2</i>) which contains the switching activity information for each logic block. This file will be ported to VPR later.
-function_out < <i>function output</i> >	The function output file (<i>.fun</i>) which contains the configuration bits for each look-up-table in the logic blocks. This piece of information will be used by VPR for power estimation.

4.2 Output Activity File Format (.ac2)

File Format:

```

global_net_probability clk 0.5
global_net_density clk 2.0
intercluster_probability a 0.5
intercluster_net_density a 0.2
intercluster_net_probability b 0.1
intercluster_net_density b 0.3
intercluster_net_probability z 0.5
intercluster_net_density z 0.5
.
.
.
subblock_probability z 0.5 0.1 0.0 0.0 0.5 0.2 0.5
subblock_density z 0.2 0.3 0.0 0.0 2.0 0.4 0.5

```

Description:

The .act2 will be used by VPR later on in the flow. Each global net in the design has its corresponding *global_net_probability* and *global_net_density* lines. Following the keyword *global_net_probability* or *global_net_density*, the probability or the transition density value corresponding to the global net is listed. Nets that connect clusters (ie. use the general-purpose routing) are listed using *intercluster_net_probability* and *intercluster_net_density* lines. The format of each of these lines is the same as the *global_net_probability* (or *global_net_density*) lines.

Each subblock (LUT and/or FF) has its corresponding *subblock_probability* and *subblock_density* lines. Following the keyword *subblock_probability* (or *subblock_density*), the subblock name is listed. Then, the activities of all inputs (are then listed, followed by the clock static probability (or clock transition density). Then, the probability (or transition density) of the node between the LUT and flip-flop (if there is both a LUT and flip-flop

used within this subblock) is listed. (this number is 0 if a flip-flop is not used). Finally, the activity of the output is listed.

4.3 Output Function File Format (.fun)

File Format:

```
subblock_function sb1 0011111111111111
subblock_function sb2 0011111111111111
```

Description:

The file will also be used by VPR in the power estimation flow. Following the keyword, *subblock_function*, is the name of the subblock and the corresponding logic function implemented in the subblock.

5 Modified VPR

5.1 Commands

To run VPR with the power model, use the following command:

```
vpr <circuit.net> <fpga.arch> <placed.out> <routed.out>
    -activity_file <input activity file>
    -function_file <input function file> [other VPR options]
```

Please refer to the VPR user manual [1] for other VPR options. Two additional options have been added for power analysis.

Option	Description
-activity_file <input activity file>	The input activity file (.ac2) was created by T-VPack
-function_file <input function file>	The input function file (.fun) was generated by T-VPack

5.2 Architecture File

The following are the parameters in the *architecture file* for power analysis.

1. global_clock_num <int>

- Number of global clock network in the circuit

[The current version of power model can only handle one global H-tree clock network]

2. **clock_network** **buffer_R:** $\langle float \rangle$ **buffer_Cin:** $\langle float \rangle$ **buffer_Cout:** $\langle float \rangle$

Rwire: $\langle float \rangle$ **Cwire:** $\langle float \rangle$ **Cin_per_clb_clock_pin:** $\langle float \rangle$

- The characteristics of a clock network, which includes:

Parameter	Description
buffer_R: $\langle float \rangle$	Resistance of the clock buffer
buffer_Cin: $\langle float \rangle$	Input capacitance of the clock buffer
buffer_Cout: $\langle float \rangle$	Output capacitance of the clock buffer
Rwire: $\langle float \rangle$	Wire resistance per unit segment length
Cwire: $\langle float \rangle$	Wire capacitance per unit segment length
Cin_per_clb_clock_pin: $\langle float \rangle$	Input capacitance for the clock input pin of each logic block

3. **CLB_Cwire** $\langle float \rangle$

- Wire capacitance per segment length for local connections inside the logic block

4. **temp** $\langle int \rangle$ **NMOS_NFS:** $\langle float \rangle$ **PMOS_NFS:** $\langle float \rangle$

- NFS is the current fitting parameter that determines the slope of the sub-threshold current-voltage characteristic. Specific NFS values are required for both NMOS and PMOS transistors at a particular operation temperature [6].

These parameters are used for sub-threshold current calculation.

5. **Nmos Vth:** $\langle float \rangle$ **CJ:** $\langle float \rangle$ **CJSW:** $\langle float \rangle$ **CJSWG:** $\langle float \rangle$ **CGDO:** $\langle float \rangle$

COX: $\langle float \rangle$ **EC:** $\langle float \rangle$

- Characteristics of an NMOS transistor, which includes:

Parameter	Description
Vth: $\langle float \rangle$	Threshold voltage (Unit: volt)
CJ: $\langle float \rangle$	Area junction capacitance (Unit: F/m ²)
CJSW: $\langle float \rangle$	Sidewall junction capacitance (Unit: F/m)
CJSWG: $\langle float \rangle$	Zero-bias gate-edge sidewall bulk junction capacitance (Unit: F/m)
CGDO: $\langle float \rangle$	gate-drain overlap capacitance (Unit: F/m)
COX: $\langle float \rangle$	Gate oxide capacitance (Unit: F/m ²)
EC: $\langle float \rangle$	Piecewise carrier drift velocity

These parameters are used in the capacitance model and leakage current calculation described in [6].

6. **Pmos** **Vth:** $\langle float \rangle$ **CJ:** $\langle float \rangle$ **CJSW:** $\langle float \rangle$ **CJSWG:** $\langle float \rangle$ **CGDO:** $\langle float \rangle$
COX: $\langle float \rangle$ **EC:** $\langle float \rangle$

- Characteristics of an PMOS transistor (similar to those for the NMOS transistor)

These parameters are used in the capacitance model and leakage current calculation described in [6].

7. **poly** **Cpoly:** $\langle float \rangle$ **poly_extension:** $\langle float \rangle$

- Characteristics of the polysilicon, which are:

Parameter	Description
Cpoly: $\langle float \rangle$	capacitance of the polysilicon (Unit: F/m)
poly_extension: $\langle float \rangle$	The extension of the polysilicon line (Unit: m) Refer to Figure 5.1.

These parameters are used in the capacitance model described in [6].




Figure 5.1 Transistor layout

8. **min_transistor_size** **length:** *<float>* **width:** *<float>*

- Size of a minimum transistor

Parameter	Description
length: <i><float></i>	channel length [see L_{eff} in Figure 5.1] (Unit: m)
width: <i><float></i>	transistor width [see W in Figure 5.1] (Unit:m)

9. **Vdd** *<float>*

- supply voltage (Unit: volt)

10. **Vswing** *<float>*

- swing voltage (Unit: volt)

11. **Vgs_for_leakage** *<float>*

- Gate-source voltage when the transistor is off. This parameter is used for leakage current calculation. (Unit: volt)

12. **SRAM_leakage** *<float>*

- Leakage current inside the SRAM cell (Unit: Amp)

13. **short_circuit_power_percentage** *<float>*

- Short circuit power is represented as a percentage of the dynamic power within the circuit. For example, if this value is set to 0.1, then short circuit power is modeled as 10% of the dynamic power dissipation

Note: Two architecture sample files (**4lut_sanitized.arch** and **4x4lut_sanitized.arch**) are provided in the *samples directory* to show you the format of the additional parameters. However, the values in the sample files have been tailored to fulfill the non-disclosure agreement that we signed with TSMC.

5.3 Power Analysis Output Files

The following are the formats of the four output files from VPR:

5.3.1 Power.echo

File format:

```
Critical_Path: 1.08982e-08
layout of FPGA: 2 x 2
operation temperature: 25
inputs: 6, outputs: 8, total clbs: 3, total global: 0
net num: 16, block num: 17

Power Analysis:
routing Power: 0.000826981 W(62.961876 percent)
Total Logic Block Power: 0.000173622 W(13.218604 percent)
Clock Power Dissipation: 0.000312861 W(23.819517 percent)
-----
Total Power Dissipation: 0.00131346 W

Leakage Power Analysis:
Routing Leakage Power: 1.99469e-05 W (1.518652 percent)
Logic Block Leakage Power: 2.74211e-06 W (0.208770 percent)
Clock Leakage Power: 0 W (0.000000 percent)
-----
Total Leakage Power: 2.2689e-05 W
(1.727421 percent of the total power dissipation)

Energy Analysis:
Routing Energy: 9.01257e-12 J
Logic Block Energy: 1.89216e-12 J
Clock Energy: 3.40961e-12 J
-----
Total Energy: 1.43143e-11 J

Power Analysis Completed
```

Description:

Power.echo first lists both the overall power (including dynamic, short-circuit and leakage power) dissipation from the routing, logic blocks, and clock network. Then, it lists only the leakage portion of the overall power. Finally, it includes an analysis on the energy dissipation for the circuit.

5.3.2 ROUTINGPower.echo

File format:

```
net 0: 0.000113028 W
```

Description:

ROUTINGPower.echo records the power dissipation of each net in the circuit. Following the keyword, *net*, is the net number and the power dissipation of that particular net

5.3.3 LBPower.echo

File format:

```
***** Logic Block Power Analysis *****

block number: 1
subblock name:a          subblock power: 1.02171e-05 W
subblock name:b          subblock power: 1.07384e-05 W
subblock name:c          subblock power: 1.02171e-05 W
subblock name:d          subblock power: 1.23027e-05 W
Number of unused subblocks: 0
Leakage power from unused subblocks: 0 W
Power dissipated by this block: 6.50786e-05 w
      .
      .
      .

=====
Total Logic Block energy: 0.000170879 w
```

Description:

LBPower.echo contains information regarding the power dissipated by each logic block. Following with the keyword, *block number*, is the number of a specific block. Then, a list of the subblocks included in this block is shown. After that, the number of unused subblocks in this block and the amount of leakage power from those unused subblocks are provided. The power dissipated by this block consists of the power dissipated by subblocks and local connections inside the block. Finally, the total power dissipated by all the logic blocks (CLBs) in the circuits is listed.

5.3.4 CLKPower.echo

File format:

```
Clock Network 0: Power= 0.000312861, Delay=8.00063e-11
```

Description:

Currently, the power model can only handle one clock network. However, multiple clock networks may be included in this power model in the future. To investigate the power consumption of each clock network, the *CLKPower.echo* is provided. Following the keyword, *Clock Network*, is the number of this particular clock network, its power dissipation (in Watt), and the clock delay (in seconds). The clock delay is calculated by adding the clock buffer delay with the clock wire delay along the path from the clock input to the input of a CLB. The clock skew has not been considered in this model. The clock delay provided is only a rough estimation.

Note: A demo is available with the power model source code to help you understand the power estimation flow. To run the demo, execute the *run_sample* shell script in your new “powermodel” directory after you finish the compilation.

6 References

- [1] V.Betz, VPR and T-VPack User's Manual, ver 4.30, March 2000.
- [2] J. Cong and Y.Ding, “Flowmap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 13, No. 1, pp.1-12, January 1994.
- [3] F.N. Najm, “Transition Density, A New Measure of Activity in Digital Circuits,” Texas Instruments Technical Report #7529/0032, August 1991.
- [4] F.N. Najm, “Low-pass Filter for Computing the Transition Density in Digital Circuits,” IEEE Transactions on Computer-Aided Design, vol. 13, no. 9, pp. 1123-1131, September 1994.
- [5] K.Poon, A.Yan, S.J.E. Wilton, “A Flexible Power Model for FPGAs,” in International Workshop on Field-Programmable Logic and Applications, September 2002.
- [6] K.K.W. Poon, “Power Estimation For Field Programmable Gate Arrays,” Master's Thesis, University of British Columbia, August 2002.
- [7] E.M. Sentovich, K.J. Singh, C. Moon, H. Savoj, R. K. Brayton, and A.L. Sangiovanni-Vincentelli, “Sequential Circuit Design Using Synthesis and Optimization,” ICCD, pp.328-333, 1992.