troportional Controller ~ -> Q-- kp G(S) J In the unity negative feedback interconnection Shown above kp is a constant that needs to be designed.  $G_1(8) = \frac{100}{8^3 + 68^2 + 58}$ (a) Find the gain margers and phase margin of the System when kp=1. Determine if the closed-loop system is Stable or not with kp=1 (b) Design kp Such that the phase Morgin is approximately 25°. Predict the maximum overshoot Mp for a step-input & using the intuition from Second order Systems (For Second order Systems PM= 100%).

Problem 1 continued ( With the kp designed in Part (b) above plat the Bode of new spenloop kp(11s). What are the Gain and phase Margins?

(d) Use Matlab to obtain the step response of the closed-loop system. Comment on the step response characteristics Problem 2

Tuesday, December 01, 2009 9:15 PM

Proportional-Integral Controller:

$$r + \frac{1}{2} + \frac{1}{8} + \frac{1}{8} + \frac{1}{6} + \frac{1}{6} + \frac{1}{6} + \frac{1}{8} +$$

(b) Let the controller K(s)=1 for this part of the question. Analytically evaluate the steady-state error due to a Step input and compare it with the Steady state error obtained using Matlab. What is the type of the System?

Partc Tuesday, December 01, 2009 The goal of this part of the problem is to find kp and ki such that (i)  $M_p \leq 16\%$  and (ii) essteramp is less than 0.5 Translate the condition Mp 5 16% to a phase margin Specification: Show all the steps. - Determine the range in which ke has to lie (J) for Specification (ii) to be met - Design a proportional controller kp ( Similar to problem 1) So that the phase margin Condition (II) resulting from Mp Specification is met Design the integral constant kI Such that the (D) gain crossover frequency of kpG12) is not affected. This can be achieved by choosing kI ≤ Wgc [where wgc is the KP 10 [where wgc is the gein woodover frequency of Kph] Evaluate if the the steady-state error requirement is net. If not iterate the design appropriately. (j)

## Part c

V

Tuesday, December 01, 2009 9:23 PM

- Plot the Bode plot of kp G(18)and the Bode plot of  $\frac{8 + k_{I}/kp}{8}$ on the Same plot. Comment on the plot.

and obtain the PM and GM.

(III) Obtaun the step-response of the closed-loop.

## Problem 3 (Lead controller)

Tuesday, December 01, 2009 9:24 PM



## Problem 4 (Lag Controller)

Tuesday, December 01, 2009 9:27 PM

Consider the following feedback interconnection



Design a Lag Controller such so that the Phase margin is 45 degrees and the  $k_v=20$ .



Figure 1:

**Problem 1:** (PID Controller design) The block diagram of a control system is shown in Figure 1. In Figure 1, r is the reference input, d is disturbance, y is the measured output, e is the error, and the controller is K.

The plant is

$$G(s) = \frac{1.8}{s^3 + 2s^2}.$$

The controller has the PID form

$$K = \underbrace{(1+k_d s)}_{PD} \quad \underbrace{(k_p + \frac{k_I}{s})}_{PI}$$

where  $PD = (1 + k_d s)$  and  $PI = (k_p + \frac{k_I}{s})$ . The specifications that have to be met are

- Zero steady state error when d is a step input.
- A phase margin of 65 degrees
- A desired gain cross over frequency,  $\omega_{gcd}$  of 0.5 rad/sec.
- 1. (5pts) Find the transfer function from the disturbance d to the signal e (assume r = 0) and show that the steady state in the error e when d is a step is zero. Is a zero steady state error, when d is a step, possible for the given plant G if the integral part of the controller is not present? Provide reasons.
- 2. (5pt) Is it possible to meet the design specification if a PI controller (without the PD part) is used. Provide reasons

Friday, November 20, 2009 6:14 PM

- 3. (20 pts) You will first design the PD part.
  - (a) Determine the parameter  $k_d$  such that at the desired gain crossover frequency, the phase of PD \* G is such that the phase margin requirement of 65 degrees is met (do not add any safety margin).
  - (b) Draw the bode plot of PD \* G and determine if at  $\omega_{gcd}$  the desired phase is satisfied.
- 4. (20) Now you will design the PI part
  - (a) Let  $G_1 = PD * G$ . Using  $G_1$  as the new plant, design the PI part of the controller to force the gain cross over of  $G_1 * PI$  to be at  $\omega_{gcd}$  and that the phase margin obtained by the PD design step is not affected.
  - (b) Plot bode plot of  $G_1 * PI$  which is same as K \* G. Iterate the PI step to make sure that the phase margin requirement is met.
  - (c) Plot the step response of the system when d is a unit step. Comment on the step response.

Problem 6