


CMOS Inverter: Power Dissipation and Sizing Professor Chris H. Kim University of Minnesota Dept. of ECE chriskim@umn.edu




Where Does Power Go in CMOS?


- Switching power
 - Charging capacitors
- Leakage power
 - Transistors are imperfect switches
- Short-circuit power
 - Both pull-up and pull-down on during transition
- Static currents
 - Biasing currents, in e.g. memory











Dynamic Power Consumption Power = Energy/transition • Transition rate $= C_L V_{DD}^2 • f_{0 \rightarrow 1}$ $= C_L V_{DD}^2 • f • P_{0 \rightarrow 1}$ $= C_{switched} V_{DD}^2 • f$ • Power dissipation is data dependent – depends on the switching probability • Switched capacitance $C_{switched} = C_L • P_{0 \rightarrow 1}$
































Optimum Delay and Number of Stages

When each stage is sized by f and has same eff. fanout f:

$$f^N = F = C_l / C_{ain 1}$$

Effective fanout of each stage:


$$f = \sqrt[N]{F}$$


Minimum path delay


NIVERSITY OF MINNESOTA


$$t_p = N t_{p0} \left(1 + \sqrt[N]{F} \right)$$

20









$t_{p} = Nt_{p0} \left(1 + \sqrt[N]{F} / \gamma \right)$ $t_{p} = Nt_{p0} \left(1 + \sqrt[N]{F} \right), \text{ with } \gamma = 1$			
F	Unbuffered	Two Stage	Inverter Chain
	11	8.3	8.3
10			
10	101	22	16.5
10		22 65	16.5 24.8

